Iei-integration SPCIE-C2060 v2.12 Instrukcja Użytkownika Pobierz pdf (Strona 36)

SPCIE-C2060 PICMG 1.3 CPU Card

Page 20

CN Location:

See

Figure 3-4

CN Pinouts:

See

Table 3-5

This is connected to the system battery. The battery provides power to the system clock to

retain the time when power is turned off.

Figure 3-4: Battery Connector Location

Pin Description

1 GND

2 Battery+

Table 3-5: Battery Connector (BT2) Pinouts

3.2.4 DDR3 DIMM Slots

CN Label: CHA_DIMM1, CHB_DIMM1

CN Type:

DDR3 DIMM slot

CN Location:

See 7Figure 3-5

The DIMM slots are for DDR3 DIMM memory modules.

1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 211 212

Brak uwag

Iei-integration SPCIE-C2060 v2.12 Instrukcja Użytkownika Strona 36